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I. Introduction
The essential reason for restricting wires from overlapping is the undesired capacitance introduced by the overlap of two wires. In any routing mode, Manhattan or Knock-knee, the capacitance between nets generally can not be avoided due to the crossing sections of wires. In addition, there is a coupling capacitance which exists between the parallel running wires (no overlap). However, wires running in parallel are allowed in the design of integrated circuits because the coupling capacitance introduced in this way is much smaller than the capacitance introduced by the overlap of two wires in previous technologies. As VLSI technology advances, the feature width of the wire has been scaled down into the submicron range and becomes nearly as small as the wire thickness [BM,ZPK,SM] . The vertical separation between two conducting layers becomes comparable to the horizontal separation between two adjacent wires in the same layer. Owing to the fringe effect, the coupling capacitance between two adjacent wires is comparable to that between two vertical overlap wires [STJIB JDJDS ,L,CA] . This situation is demonstrated in Figure 1 . Consequently, whether wires run in parallel or in overlap will not make quite such a difference for the future VLSI design in terms of the capacitance introduced. This implies that the circuit performance will not be very much affected if restricted edge overlaps are introduced in routing.
In the rest of this paper, we will focus on the problem of using restricted edge overlap to reduce the channel width. We will also investigate the routings which produce shorter edge overlap for the same channel width. We first introduce the definition of the problem and point out the aspects in which the improvement can be made on the previously known results. Then, we present a new algorithm which is shown by a case studying method. Finally, in the discussion section we make some comments on the routing model discussed and on the wiring problem of the presented algorithm.
n . Definition of channel routing in the restricted edge overlap model
A channel routing problem CRP r\ = { N i , ..., Nn } on a square grid with t tracks is as follows [S] It has been shown [S] that t -dm is an existential tight lower bound for channel width if / (n jn ) units (for any integer valued function f( n j n ) ) overlap between two nets is allowed. The algorithm of Sarrafzadeh achieves t -d m with edge overlap between any two nets less than O (m2). The extending strategy for routing "two-terminal nets" as well as the stair-like routing for connecting the terminals between the leftmost and the rightmost terminals of the net are used [S,MPS] . Two undesired features are therefore introduced. First, the area outside the two sides of the channel is used by those extending nets. In the worst case, a total dm/2 extra columns is required. Secondly, the length of interconnection wires is relatively longer because some nets will be extended over their leftmost termi nals. From the view point of VLSI design, using extra columns and longer interconnection wires are undesirable, since they make the global layout even more complicated [U] and make the delay of the signal propagation longer i, i+1) . In this paper, we use x = i_ to denote ( t-1, i) and x = i+ to denote
). The algorithm starts from a chosen column ¿o with density d(io_) = dm and sweeps to the right side of the channel. Next, the algorithm starts from column i 0 and sweeps to the left side of the channel to complete the routing. Because there is no essential difference between operations in the right and left sweeps, we will only discuss the operations in the right sweep. Also, due to the column by column processing fashion, it is sufficient to show the routings of nets at an arbitrary interval
The direction of a channel (or a net) is defined to be from the left to the right. The leftmost terminal of a net is called the starting terminal; the rightmost terminal is called the ending terminal; and the terminals between the starting and the ending terminals are called continuing terminals. We will use S , E and C to denote these three terminal states in a net, respectively. Let * be the empty element of a set We introduce the following definition:
Column State: The column state is defined by a 6-tuple (Z1.Z2.Z3,z 4,z 5,z6), where z\ and Z4, z ltZ4G {T,B ,*}, * -------is used to express a set of wires running in parallel. Therefore the routing structure in (a) for interval i-1 < x < i+1 is expressed by (b). If there are empty tracks between the parallel running wires, these empty tracks are assume to be kept in the same relative positions. The empty tracks must be placed in the proper places so that the starting terminals following column i can be led into these empty tracks. A look-ahead method is used in the algorithm to determine the position of the empty track.
TU(i-)
TU ( The algorithm uses the information of the vertical positions ( As an example, all the notations introduced above for the problem of NF (/_) = 3 (starting terminals of nets 9,10, and 11);
NF (i+) = 2 (starting terminals of nets 10 and 11);
NFU (/_) = 1 (starting terminal of net 11);
NFL (z_) = 2 (starting terminals of nets 9 and 10);
NFU (i+) = 1 (starting terminal of net 11);
NFL (i+) = 1 (starting terminal of net 10).
It should be pointed out that the example in Figure 2 (a) is a part of some CRP which is assumed to have the density dm = 11. This is why we use 11 tracks in that figure. Al. The nets in U (z +) are always placed above the nets in L (/+).
A2. At the current column, any two nets overlap at most one vertical unit edge.
A3. I TU(i+) I -N U (z+) ^ NFT (i+), I TL (z'+) I -NL (z+) ^ NFB (z+). This means that the empty tracks in
TU (z'+) and TL (z+) are always in the proper places to route the following starting terminals.
A4. l7T/(z+) l '+ I 7L(z'+) I = dm.
It can be checked that the invariants A l through A4 are satisfied for the initial conditions at column iQ. We will study all possible states of a column and show how to route in each case to maintain the invariants. Generally, there are three classes of column states:
Class 1. There is only one terminal at the column.
Class 2. Two terminals at the column belong to the same net.
Class 2. Two terminals at the column belong to the different nets.
Since classes 1 and 2 are simpler than, or the special cases of class 3, we will discuss only the cases in class 3
where two terminals of the column belong to different nets. Omitting the symmetric cases, we have following four
teen column states: (T,S ,T,B ,S ,B), (T,S,T,B ,S,T), (T,S ,B ,B ,S ,T), (T,S ,T,B ,C ,B), (T,S,T,B,C,T), (T,S,B ,B ,C, 7 ) , (T,S,T,B,E,*), (T,S ,B ,B , £ , * ) , (T,CtT,B,C,B)t (T,C ,T,B,C,T), (T ,C ,B,B ,C ,T\ (7 , C ,T,B , £ , * ) , (T,C ,B ,B , £ , * ) , and (T,E ,* ,B , £ , * ) .
A set of pictures are drawn in Figure 4 to show the routing structures used in the algorithm for each column state.
The necessary remarks have been noted in the captions to make it easy for reader to check the correctness of the invariants A1-A4.
Column State (T, S ,T , B , S , B)
Use the routing structure shown in Figure 4 (a) and the following relations hold:
NL ( 
Column State (T , S ,T ,B ,S ,T )
Use the routing structure shown in Figure 4 (b) and the following relations hold: 
Column State (T, S, B, B , S ,T)
Use the routing structure shown in Figure 4 (c) and the following relations hold: 
TU(i+) = TU(i-), \TU (i+)\ + \TL(i+)\ =
Column State (T , S,T ,B ,C ,B )
Use the routing structure shown in Figure 4 (d) and the following relations hold: 
NFT(i+)=N F T (iJ)-l, TL (z+) = TL (i_), TU(i+) = TU(i-), \TU(i+)\ + \TL(i+)\
Column State (7 \ 5 , 7 \ B , C , 7 )
Use the routing structure shown in Figure 4 (e) and the following relations hold: 
Column State (T, S , B , B , C ,T)
Use the routing structure shown in Figure 4 (f) and the following relations hold: 
If iVFT(i_) * 0 and the (dm-d(i+))th starting-terminal following column i is on the Bottom, route in struc ture (b) and the following relations hold:
Column State (T,S ,B ,B ,E,*)
If NFT(i-) = 0, or NFT(i-) * 0 and the (dm-d(i+))th starting-terminal following column i is on the Top, or there is no (dm-d(i+))th starting-terminal following column i , route in structure (a) and the following relations hold:
If NFT(i_) ^ 0 and (dm-d(i+))th starting-terminal following column i is on the Bottom, route in structure (b) and the following relations hold:
Figure 4(h)
Column State (T,C ,T,B ,C ,B)
Using the routing structure shown in Figure 4 (i) and all parameters do not change.
Figure 4(i)
Column State (T,C ,T,B ,C ,T)
Use the routing structure shown in Figure 4 (f) and the following relations hold: n ? -i
If the (dm-d(i+) )th starting-terminal following column i is on the Top, route in structure (b) and the follow ing relations hold: 
NL(i+) = NL(iJ)-1, NU(i+ ) = N U (i-)-lt NFB(i+ )=NFB(i.) +2, NFT(i+ ) = NFT(i-)t TU(i+) = TU(i-
Otherwise, route in structure (c) and following relations hold: We now analyz the properties of the presented algorithm. Since any two nets can overlap with each other only at the columns which contain the terminals of these two nets, and at each column there is at most one unit over lap, the total overlap between any two nets is at most 2m (or O (m) ). From the algorithm described above, obvi ously, there is on extra columns outside the channel needed. Notice that to connect a terminal at x -X\ on the lower shore to the next terminal of the same net a t* = *2 on the upper shore, the algorithm always uses a wire with length dm + 1*1 -x^. This is the Manhattan distance between these two terminals. In this sense, the algorithm creats a routing with a short interconnection wires. Finally, since O (dm) time is needed for the operation of each column and there are at most ran non-empty columns, the running time of the algorithm is O (dm run).
V. Discussion
We have shown that a Knock-Knee plus restricted overlap routing model is feasible in future VLSI design. A channel routing algorithm was presented based on this routing model, which is optimal in channel width and area used for routing. The edge overlap between any two nets has been reduced from the previous result of 0(m2) to 0(m). An ideal feature of the algorithm is that it doesn't use any columns outside the channel sides. An open question would be the wiring problem of this routing model: Our algorithm uses at least four layers in general, are there possible algorithms which achieve t = dm and are three layer wirable?
